

1 38. (Amended) The method, as in Claim 36, further comprising [the step of]:
2 generating an internal column address subsequent to the first external column
3 address for operation in the burst mode, the internal column address patterned
4 after the first external column address.

1 39. (Amended) The method, as in Claim 36, further comprising [the step of]:
2 selecting at least one address pathway based on the selection between the burst
3 mode and the pipelined mode.

1 Please add new claims as follows:

1 59. (New) A method of accessing a memory, comprising:
2 receiving an external row address;
3 choosing whether the memory is in a burst mode of operation or in a pipeline mode of
4 operation;
5 selecting a read operation or a write operation for the memory; and
6 executing a read or write operation in the chosen mode of operation.

1 60. (New) The method of claim 59, and further comprising:
2 switching between a burst mode of operation and a pipelined mode of operation.

1 61. (New) The method of claim 59, and further comprising:
2 switching between a read operation and a write operation.

1 62. (New) The method of claim 59, wherein the operations are performed in a different order.

2 63. (New) A method of accessing a memory, comprising:
3 receiving an external row address;
4 selecting a burst mode of operation or a pipeline mode of operation of the memory;
 selecting a read operation or a write operation for the memory;

AMENDMENT & REST C
Serial Number: 08/984,563

Filing Date: December 3, 1997

Filing Date: December 5, 1997

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED OPERATION

5 selecting an external address only data path, obtaining an external column address, and
6 obtaining information from the memory if the read operation of the pipeline mode of operation is
7 selected;

8 selecting an external address only data path, obtaining an external column address, and
9 providing information to the memory if the write operation of the pipeline mode of operation is
10 selected;

11 selecting an initial buffered external address data path, obtaining an initial external
12 column address, obtaining information from the memory, and generating internal column
13 addresses and obtaining further information from the memory until all desired internal column
14 addresses are used if the read operation of the burst mode of operation is selected; and

15 selecting an initial buffered external address data path, obtaining an initial external
16 column address, providing information to the memory, and generating internal column addresses
17 and providing further information to the memory until all desired internal column addresses are
18 used if the write operation of the burst mode of operation is selected.

1 64. (New) The method of claim 63, wherein the operations are performed in a different order.

1 ~~165.~~ (New) A method of operating a memory circuit, comprising:

2 receiving a mode select signal;

3 receiving an initial external address;

4 selecting a read or a write operation of the memory;

5 cycling a second enabling signal multiply between active and inactive;

generating an internal address on a cycle of the second enabling signal based on the initial external address; *CAS*

8 changing the mode select signal to select a pipeline mode of operation while maintaining
9 the first enabling signal in an active state; and PAS

receiving an external address on each cycle of the second enabling signal. *C4*

66. (New) A method for accessing a memory, comprising:

✓ maintaining a first enabling signal in an active state;

3 maintaining a mode select signal to select a burst mode of operation;
4 receiving an initial external address;
5 selecting a read or a write operation of the memory;
6 cycling a second enabling signal multiply between inactive and active; CAS
7 generating an internal address on a cycle of the second enabling signal based on the initial
8 external address; and CAS
9 switching the mode of operation to a pipeline mode on successive cycles of the second
10 enabling signal by changing the mode select signal.

1 67. (New) A method for operating a memory, comprising:
2 maintaining a first enabling signal in an active state; ✓
3 maintaining a mode select signal to select a burst mode of operation;
4 selecting a read operation or a write operation of the memory;
5 receiving a stream of addresses and cycling a second enabling signal for processing the
6 stream of addresses; and
7 changing the mode select signal to select a pipeline mode of operation.

1 68. (New) A method for data transfer direction selection in a memory, comprising:
2 selecting a read or a write operation of the memory; ✓
3 selecting a burst or a pipeline mode of operation for the memory;
4 selecting an external address only data path, obtaining an external column address, and
5 accessing the memory when the pipeline mode of operation is selected; and
6 selecting an initial buffered external address.data path, obtaining an initial external
7 column address, accessing the memory, and generating internal column addresses when the burst
8 mode of operation is selected.

1 69. (New) A storage device comprising:
2 mode circuitry configured to select between a burst mode and a pipelined mode;
3 selection circuitry for selecting between a read operation and a write operation;
4 an external column address data path for pipeline read and write operation column